

IMPLEMENTATION OF DIGITAL DOWN CONVERTER AND PULSE COMPRESSION IN DIGITAL RECEIVER

Mr C MANOJ KUMAR, Dr K DAMODAR, Mrs. N THEJASWY , Assistant Professor^{1,3}, Associate Professor² Department of ECE,

Viswam Engineering College (VISM) Madanapalle-517325 Chittoor District, Andhra Pradesh, India

ABSTRACT

This paper focuses on Digital Down Converter (DDC) and Pulse compression design and implementation for a Digital receiver. The use of multi-processor system-on-chip (SoC) technologies has enabled the replacement of analog hardware modules with software-drivenheterogeneous complex blocks in electronic communication systems. Wideband signals are used for confidential communication. The received signal is an RF signal using linear frequency modulation (LFM), which has a high data rate, and intermediate frequency (IF), which goes through frequency selection to change from an unstable IF signal to a stable IF signal. The input of the ADC is the received signal, and the output is given to the DDC. A digital down converter pulls the data necessary for the digital pulse compression technique from the band- limited high sampling rate modulated signal.Pulse compression, which is often used in RADAR, allows for peak power constraints to be overcome as well as improved range resolution and tolerance to mutual interference. The proposed design includes a wide band DDC with a decimation factor of 8, realized using Verilog HDL with Vivado 2018.2. and MATLAB.

Keywords:

Digital down converter, Pulse compression, Linear Frequency modulation, Fast Fourier Transform, (LFM) Linear Frequency Modulation.

INTRODUCTION

"Narendra N, Degala Sri Lakshmi, Mohan Kumar V", Design of DDC and Signal Detection Techniques for SDR", 2019. In this paper they described as Software Defined Radio with high- end multiprocessor SOC technology leads to exchange of Hardware Blocks with Software Driven Flexible Heterogenous complex blocks

using VHDL programming in FPGA. Here DDC design is processed for Downsampling with a selected Decimating factor. The input data rate from Analogue to Digital Converter to Digital Down Converter is 100MHz, whereas the output sampling rate is 50MHz, with decimation factors of 2 and 4 obtaining 25MHz.

"H. A. Said. A. El-Kouny, A. E. El-Henawaey", "Design and Realization of Digital Pulse Compression based on LFM Waveforms using FPGA", 2013. In this paper they described The proposed design is a one-chip solution to produce and receive pulse compression using VHDL. The FPGA offers flexibility, assumes reconfiguration in milliseconds.

"Fan Wang, Huotao Gao, Lin Zhou, Qingchen Zhou, Jie Shi, Yuxiang Sun", "Design and FPGA implementation of digital pulse compression for HF radar based on orthogonal transformation", IEICE Electronics Express, Vol.8, P1736-1742, October-25-2011. The received signal is connected with a Chirp-UWB template waveform, and the integral period is calculated using the UWB sweep function and bands. By altering the integral period, arbitrary band signals may be identified. The sweep function increases detectionperformance, and measures such as Miss Detection Error Rate and False Alarm Rate are used to assess the technique's usefulness.

"Kohei Ohno, Makoto Itami, Tetsushi Ikegami", "An Interfering Signal Detection Technique Using an Ultra-Wideband Chirp Template Waveform", Wireless communications, Volume 62, Springer, (617-632), February-2012. This paper introduces aPulse Compression method for HF radar. The focus is performing the de-chirp operation on an FPGA chip through modified orthogonal transformation. This approach



enables an all- digital receiver platform that directly samples the RF received signal. Compared to traditional

analog or IF receivers, it offers a simpler hardware structure resembling a "soft" radar mode. The design is validated through system closed-loop tests, demonstrating its correctness and suitability for practical applications.

OBJECTIVES AND MOTIVATION

Since Ancient times, communication systems haverelied on hardware-based methodologies. AsModern trends are moving from hardware to digital methodologies. This approach of Software Digital Receiver is to have a direct interaction between ADC/DAC and antenna. In Software Digital Receivers, the DUC is used in the transmitter, while the DDC is used in the receiver. The DUC up-translates a complex-conjugate digital input signal to a digital intermediate frequency (IF), which is then converted to analog IF output using a digital-to-analog converter (DAC). DDC simplifies SDR design and provides flexibility in programming IF bandwidth. This paper focuses on the DDC component. Its main objective is to detect signals as a wideband using Fast Fourier Transform (FFT) techniques. Whereas analog methodologies, FFT has simultaneous processing and detection of all signals. The noise floor estimation is automatically detected within the spectrum. In Digital DownConverter, FFT blocks are designed to achieve a bandwidth of 40 MHz Due to high bandwidthdemand, FPGA-based hardware is implemented. The design is also flexible, allowing for Verilog code porting to different FPGA or FPGA-based MP-SoC (Multiprocessor System-on-Chip) hardware. Finally, the design is based on the programming of IF, LO, and Bandwidth by using Verilog code.

PROPOSED METHODOLOGYBLOCK DIAGRAM



Figure 1 Digital Receiver block Diagram



DDC

Digital Down Conversion (DDC), is a method that accesses a high sampling rate data, limits its frequency range, and shifts the baseband to a low frequency while preserving the information. Using a mixer, it transforms an electronic signal on a sine wave input filter (IF) to a complex signal to a zero(0) frequency centered. Additionally, DDC usually reduces the sample rate through multiple stages of decimation filters. This lower-rate signal is easier to process on a slower processor. The main benefit of DDC is a baseband with specifiedBW. The DDC consists of:

- A. Numerically Controlled Oscillator
- B. Mixer or Multiplier
- C. Cascaded Integrator Comb filter
- D. Compensating FIR filter.



Figure 2 Block diagram of DDC

NCO

The Numerically Controlled Oscillator is adigital synthesizer that provides in-phase and quadrature waveforms The NCO employs the memory look-up table approach, in which the amplitude values of the inphase and quadrature signals are digitally recorded in a read-only memory (ROM). To prevent alias and ensure accurate signal reconstruction, the Nyquist- Shannon theorem states that a minimum of two samples per cycle is needed. The phase accumulator value increment is

$$\theta = F_{clk}/2^N$$

(1)



Figure 3 Phase Wheel



Phase accumulator

The "Phase Accumulator" is the key component of NCO. It gets updated during each clock cycle. When it is triggered, the phase accumulator adds the phase increased (Δf) to its current contents. The tuning word determines the step size betweenupdates of the reference clock. It specifies thenumber of points to skip on the phase wheel, which functions similarly to a angular rotation around the phase wheel. Each phase wheel points represents asample of a whole sine wave. The phase accumulator (PA) replaces an address counter and adds the tuning word to the stored number in the phase register each time it gets a clock pulse.

The phase accumulator (PA) replaces an address counter and adds the tuning word to the stored number in the phase register each time it gets a clock pulse.



$$f_{out} = \frac{(\Delta f * f_{clk})}{2^N}$$

Where

 $\Delta f = \text{Frequency Tuning Word}$ fout = output frequency N = number of bits to represent FTW fclk = Clock frequency Output of the PA (in degrees) is obtained by using the below formula,

Phase Accumulator Output
$$PA = \frac{(n * \Delta f * 360 *)}{2^N}$$

PAC:

The Look-Up Table (LUT), commonly known as the Phase to Amplitude Converter (PAC), is aquadrature and in-phase LUT. It obtains a waveform LUT by using the N-bit output of the



word from PA as an address. The LUT returns the sine amplitude at that phase point. The output value at the PAC is,

PAC output x(n) = sin(PA)

If "n" indicates the no. of bits used to represent the truncated phase, a Sine/Cosine can be implemented as Read-Only Memory (ROM) that stores 2^N samples. These samples represent the waveform in the sample domain and are created based on the phase values received from the Phase Accumulator (PA). Essentially, the LUT converts the phase values from PA into corresponding amplitude. The digital phase values also serve as the memory location for retrieving the LUT's associated amplitude.

To convert an Intermediate Frequency (IF) to a baseband signal, a mixer is employed. The mixer accomplishes the multiplication of the baseband with a computational sinusoidal signal, specifically $\cos(wt) - j \sin(wt) = e^{(-jwt)}$. As a result of the multiplication, the mixer produces two output signals that are 90 degrees out of phasewith each other.

Mixer

Aliasing can occur at the mixer step due to the mixing of multiple frequencies. These aliasing must be removed in following phases utilising filtering techniques. Filtering removes undesirable frequencies and artefacts, preserving the intended baseband signal while suppressing undesired aliasing.

- i. I-Phase signal
- ii. Q-Phase signal

This works on the following principle:

Frequency A * Frequency B = Frequency (A-B) + Frequency(A+B)



Figure 5 Block Diagram of Ideal Mixer



Low pass Filter (CIC filter)

Cascaded Integrated Comb (CIC) filters are commonly used in digital systems to achieve significant sample rate changes. These filters are rely on adders, subtractors, and registers. They are especially helpful in applications where the sample rate of the system is significantly greater than the bandwidth of the signal, resulting in a huge surplus sampling rate. A sequence of digital integrators are followed by an equal number of digital combfilters in the CIC filter structure. A digital switch is positioned between the integrators and the combs to lower the sampling frequency of the comb filter signals in comparison to the integrator signals. This cascade of integrators and combshelps in achieving the desired sample rate reduction while maintaining the necessary filtering characteristics. The integrators perform a cumulative summation, providing low-pass filtering, while the combs act as differentiators. This combination allows for effective sample rate conversion and filtering without the need for complex multiplication operations.



Figure 6 CIC filter

Decimator (CFIR filter)

CIC filter output exhibits a sinc shape, which may not be ideal for many applications due to passband drop and undesired filter characteristics. To overcome these limitations, a "clean-up filter" added to CIC filter output. The cleanup filter serves two purposes. First, it corrects the passband drop, ensuring a more flat response of the desired frequency range. Second, it allows for customization of the cutoff frequency and filter shape according to the specific requirements of the application. Typically, the cleanup filter also includes a decimation stage, reducing the output sample rate by a factor of $2\setminus4$. This helps minimize number of output samples, making the signal processing more efficient and manageable. By applying the cleanup filter after the CIC filter, the output signal can be improved in terms of its frequency response and overall filter characteristics, making it more suitable for variousapplications. $y(n) = b_0 x(n) + b_1 x(n-1) + \dots + b_p x(n-P)$

The magnitude response of CFIR is shown in the following equation.

$$H(f) = \left| MR \frac{\sin \pi f}{\sin(\pi RMf)} \right|^N \approx \left| \frac{\pi MRf}{\sin(\pi RMf)} \right|^N = |\sin c^{-1}(MRf)|^N$$

Decimator (PFIR filter)

In the final stage of the signal processing, an equiripple filter is used to provide additional filtering and using decimation factor of 8. This filter, known as the Post-FIR (PFIR), serves as the last stage of down-conversion. The PFIR filter shares similar characteristics with the previously mentioned CFIR (Clean-up FIR) filter, but with a different number of filter coefficients. In this case, the PFIR filter utilizes 41 filter coefficients to achieve the desired filtering performance. The output obtained represents the final DDC output of the system. Overall, the PFIR filter plays a crucial role in fine-tuning the frequency response and achieving the desired signal characteristics before the final output is obtained.

Pulse compression

Pulse compression is a method used inradar signal processing to detect echoes by compressing the received signal in time. It can be accomplished through a correlation operation using a matched filter. In the described model, four FIR filters with Rand I parts are used to process the input signal. The signal reference,



representing the transmitted signal, is also presented in R and I parts. The R and I parts of the pulse compression are obtained by adding output of specific FIR filters. The resulting complex signal is then processed using the ABS CORDIC algorithm to calculate its absolute value. This approach helps overcome issues like zero frequency and interference, enabling effective tracking



Figure 7 Pulse compression Matched filter

SOFTWARE IMPLEMENTATION

Vivado

Vivado Design Suite is a software suite developed by Xilinx, a leading company in the field of a programmable logic devices (PLDs). It is designed to facilitate the synthesis and analysis of Hardware Description Language (HDL) designs, offering advanced features for SoC development and high-level synthesis. It provides an integrated design environment (IDE) that encompasses tools for system-level design down to the IC (integrated circuit) level.



Figure 8 Block Diagram of Vivado flow

MATLAB

MATLAB is a powerful and versatile language specifically designed for technical computing purposes. It offers a comprehensive set of tools and features that make it a popular choice among scientists, engineers, and researchers. With MATLAB, you can perform mathematical calculations, develop algorithms, build models, analyze data, visualize results, create scientific graphics, and even develop applications with graphical user interfaces.

ISSN NO: 9726-001X Volume 11 Issue 03 Sep 2023



RESULTS AND DISCUSSIONS

In this paper, we have designed DDC session with40MSps sampling rate, in which NCO generates 10MHz and passes to Mixer. Then mixer output is passed to LPF with the center frequency of 1.5 MHz After filtering it is passed to Decimator whose output is 3MHz with 5MSps. The output ofDDC session is passed to pulse compression session. Results are shown below,

RTL schematic



Figure 9 RTL schematic

Simulation results

Q 🖬 @ @ 💥 •	14 H	2 2	*[] [=	- F	4													
		0.46000	O NE															
Name	Value																	
DCO_40mhz_in	1									 								
ii reset	0																	
> W #_DATA(13.0)	0000					6000	-				0001	0010	0011	0100	0101	0110	0111	1000
> Wadc_data_input[13:0]	0000					0000					0001	0010	0011	0100	0101	0510	0111	1005
> Wadc_data_out[13.0]	0000					0000					0001	0010	Y 0011	0100	0101	0110	0111	1000
GEK_20mitz	0						_				-	_						
GLK0_OUT_40mitz	0							_		-		_						
LOCKED_OUT	0																	
W clk_20MHz	0						_	_				_				-		
GR_160MHz	0						_	_	_	_		_						
II CR_40MHz	0						-	_	_	_		_						
Gibl_Reset_b_o	0																	
Temp_intrpt_o	0																	
								RUE				i unuu		A COLLECT				i manere a
> Vinphase[13.0]	0000																	
							100000000											
> V Ophase(13.0)	0000																	
le toy_nco	0																	
> W phase_out150	0000					0000					0001	0020	X 0011	0100	× 0101	0110	X 0111	1000
& cit_20MHz_mon	0									_	_	_						_
> Mimphase(27.0)	0					0						_						_
> W m_axis_data_tdata[31:0]	0000000	000000	60 (

Figure 10 Simulation results

Device Utilization Summary

Tci Console Messages Log	Reports Design Runs	Timing Power	< Methodology	DRC	Package Pins	10 Ports	
Q ₹ \$ C	Summary						
Settings	Dowar analysis from Implay	montad natilet Articity	On Chin Pr	wer			
Summary (0.229 W, Margin: N/A)	derived from constraints file	es, simulation files or	on only it				
Power Supply	vectorless analysis.			Dy	namic: 0.1	117 W (519	6)
 Utilization Details 	Total On Chin Dower	0 220 W					
Hierarchical (0.117 W)	Total On-City Power.	0.225 11	51%		Clocks:	0.001 W	(1%)
Clocks (0.001 W)	Design Power Budget:	Not Specified			Signals:	<0.001 W	(<1%)
Signals (<0.001 W)	Power Budget Margin:	NA			Logic:	<0.001 W	(<1%)
Data (<0.001 W)	Junction Temperature:	25.4°C			BRAM:	0.001 W	(1%)
SetReset (<0.001 W)	Thermal Margin:	59.6°C (30.5	N)	-	DSP:	<0.001 W	(1%)
Logic (<0.001 W)	Effective 3JA:	1.9°C/W			MMCM:	0.103 W	(88%)
BRAM (0.001 W)	Power supplied to off-chip	devices: 0 W	49%		01	0 010 W	(7%)
DSP (<0.001 W)	Confidence level:	Low		7	%		(c. et
Clock Manager (0.103 W)	Loundh Downer Constraint (this are to find and fir			ulas Otalia 01	40.W 1105	
NO (0.01W)	invalid switching activity	www.sur to mild and litt		U	evice aduct 0.	112 W (499	0)

Figure 11 Device Utilization Summary

ISSN NO: 9726-001X Volume 11 Issue 03 Sep 2023



MATLAB simulation results:



Figure11 Input Signal in Time Domain and Frequency Domain

File bit Wew Insen Tools Destrop Window Help



Figure 12 Filter Response of CIC filter



Figure 14 DDC and Pulse compression output

5. Conclusion

An efficient and Flexible real-time pulse compression technique appropriate for digital receiver design was developed. The systemutilizes a very large integrated circuit (VLIC)



architecture to improve performance in radar and communication systems. Key components, such as the digital downconverter (DDC), low-pass filter, and FFT processing and pulse compression were designed and evaluated, showing excellent agreement with theoretical expectations. This allows for easy adaptation of radar working parameters, aligning with SDR stands for software-digital radio. The proposed design is a one-chip solution for both pulse compression and receiver processing.

Further research is recommended for investigating window processing, designing multi- codes within the pulse compression system to overcome ambiguity and exploring novel windows in the frequency domain using FPGA and future work should focus on designing multi-codes within the pulse compression system to avoid confusion.

References

[1] K.S. Sushmitha, G. Vimala Kumari, "Implementation of Digital Down Converter usingMultiplier free filter on FPGA", International Journal of Engineering Trends and Technology- Volume-3 Issue-4 2012.

[2] E.B. Hogenauer, "An economical class of digital filters for decimation and interpolation", IEEE transactions on Acoustics, speech and signal processing ASSP-29(2): Page No.155-162, 2012.

[3] Nagarjun Marappa , (2015) "Design of Digital Down Converter Chain for Software Defined Radio Systems on FPGA" Western Michigan University.

[4] K.Chong, P.Gopalakrishnan and Teo,(2008), "Low Power approach for decimation filter hardware realization", vol.1,(pp.22-31).

[5] FanWang, Huotao Gao, Lin Zhou, QingchenZhou, Jie Shi, Yuxiang Sun, "Design and FPGA implementation of digital pulse compression forHF chirp radar based on modified orthogonal transformation", IEICE Electronics Express, Vol.8, P1736-1742, October-25-2011. [6]Zhisheng Yan, Biyang Wen, Caijun Wang, Chong Zhang, "Design and FPGA implementation of digital pulse compression for chirp based on

CPRDIC", IEICE Electronics Express, Vol.6, P780-786, June-10-2009.

[7] FanWang, Huotao Gao, Lin Zhou, QingchenZhou, Jie Shi, Yuxiang Sun, "Design and FPGAimplementation of digital pulse compression forHF chirp radar based on modified orthogonal transformation", IEICE Electronics

Express, Vol.8, P1736-1742, October-25-2011. [8]Zhisheng Yan, Biyang Wen, Caijun Wang, Chong Zhang, "Design and FPGA implementation of digital pulse compression for chirp based onCPRDIC", IEICE Electronics Express, Vol.6, P780-786, June- 10-2009.